Home
last modified time | relevance | path

Searched refs:STW (Results 1 – 18 of 18) sorted by relevance

/external/llvm/test/CodeGen/PowerPC/
Dno-rlwimi-trivial-commute.mir86 STW %4, 0, %1 :: (store 4 into %ir.0)
88 STW %8, 0, %1 :: (store 4 into %ir.0)
Daddisdtprelha-nonr3.mir73 STW killed %r6, 0, killed %x3 :: (store 4 into @y)
Daantidep-def-ec.mir103 STW killed %r3, 0, killed %x30 :: (volatile store 4 into %ir.p2)
/external/llvm/lib/Target/PowerPC/
DPPCRegisterInfo.cpp70 ImmToIdxMap[PPC::STH] = PPC::STHX; ImmToIdxMap[PPC::STW] = PPC::STWX; in PPCRegisterInfo()
499 addFrameReference(BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::STW8 : PPC::STW)) in lowerCRSpilling()
586 addFrameReference(BuildMI(MBB, II, dl, TII.get(LP64 ? PPC::STW8 : PPC::STW)) in lowerCRBitSpilling()
663 BuildMI(MBB, II, dl, TII.get(PPC::STW)).addReg(Reg, RegState::Kill), in lowerVRSAVESpilling()
DPPCFrameLowering.cpp681 : PPC::STW ); in emitPrologue()
1600 MBB.insert(MI, addFrameReference(BuildMI(*MF, DL, TII.get(PPC::STW)) in spillCalleeSavedRegisters()
DPPCInstrInfo.cpp296 case PPC::STW: in isStoreToStackSlot()
942 NewMIs.push_back(addFrameReference(BuildMI(MF, DL, get(PPC::STW)) in StoreRegToStackSlot()
DPPCFastISel.cpp626 Opc = PPC::STW; in PPCEmitStore()
693 case PPC::STW : Opc = PPC::STWX; break; in PPCEmitStore()
DPPCISelDAGToDAG.cpp4241 case PPC::STW: in PeepholePPC64()
DPPCInstrInfo.td1729 def STW : DForm_1<36, (outs), (ins gprc:$rS, memri:$src),
4124 def : Pat<(atomic_store_32 iaddr:$ptr, i32:$val), (STW gprc:$val, memri:$ptr)>;
DPPCISelLowering.cpp8430 TII->get(Subtarget.isPPC64() ? PPC::STD : PPC::STW)) in emitEHSjLjSetJmp()
8463 MIB = BuildMI(mainMBB, DL, TII->get(PPC::STW)) in emitEHSjLjSetJmp()
/external/v8/src/ppc/
Dconstants-ppc.h126 STW = 36 << 26, // Store enumerator
Ddisasm-ppc.cc1264 case STW: { in InstructionDecode()
Dassembler-ppc.cc1256 d_form(STW, dst, src.ra(), src.offset(), true); in stw()
Dsimulator-ppc.cc3582 case STW: { in ExecuteGeneric()
/external/llvm/lib/Target/BPF/
DBPFInstrInfo.td319 def STW : STOREi64<0x0, "stw", truncstorei32>;
/external/pcre/dist/sljit/
DsljitNativePPC_common.c211 #define STW (HI(36)) macro
567 #define STACK_STORE STW
/external/valgrind/VEX/orig_ppc32/
Dreturn0.orig8887 17: STW t12, (t14)
15371 18: STW t12, (t14)
19749 18: STW t12, (t14)
20532 22: STW t14, (t16)
Ddate.orig8887 17: STW t12, (t14)
15112 18: STW t12, (t14)
19480 18: STW t12, (t14)
20263 22: STW t14, (t16)
87614 5: STW t2, (t4)
90645 32: STW t24, (t26)
91128 107: STW t82, (t84)