Home
last modified time | relevance | path

Searched refs:VReg (Results 1 – 25 of 166) sorted by relevance

1234567

/external/llvm/lib/Target/WebAssembly/
DWebAssemblyMachineFunctionInfo.h62 void stackifyVReg(unsigned VReg) { in stackifyVReg() argument
63 if (TargetRegisterInfo::virtReg2Index(VReg) >= VRegStackified.size()) in stackifyVReg()
64 VRegStackified.resize(TargetRegisterInfo::virtReg2Index(VReg) + 1); in stackifyVReg()
65 VRegStackified.set(TargetRegisterInfo::virtReg2Index(VReg)); in stackifyVReg()
67 bool isVRegStackified(unsigned VReg) const { in isVRegStackified() argument
68 if (TargetRegisterInfo::virtReg2Index(VReg) >= VRegStackified.size()) in isVRegStackified()
70 return VRegStackified.test(TargetRegisterInfo::virtReg2Index(VReg)); in isVRegStackified()
74 void setWAReg(unsigned VReg, unsigned WAReg) { in setWAReg() argument
76 assert(TargetRegisterInfo::virtReg2Index(VReg) < WARegs.size()); in setWAReg()
77 WARegs[TargetRegisterInfo::virtReg2Index(VReg)] = WAReg; in setWAReg()
DWebAssemblyRegNumbering.cpp95 unsigned VReg = TargetRegisterInfo::index2VirtReg(VRegIdx); in runOnMachineFunction() local
97 if (MRI.use_empty(VReg)) in runOnMachineFunction()
100 if (MFI.isVRegStackified(VReg)) { in runOnMachineFunction()
101 DEBUG(dbgs() << "VReg " << VReg << " -> WAReg " in runOnMachineFunction()
103 MFI.setWAReg(VReg, INT32_MIN | NumStackRegs++); in runOnMachineFunction()
106 if (MFI.getWAReg(VReg) == WebAssemblyFunctionInfo::UnusedReg) { in runOnMachineFunction()
107 DEBUG(dbgs() << "VReg " << VReg << " -> WAReg " << CurReg << "\n"); in runOnMachineFunction()
108 MFI.setWAReg(VReg, CurReg++); in runOnMachineFunction()
DWebAssemblyRegColoring.cpp65 unsigned VReg) { in computeWeight() argument
67 for (MachineOperand &MO : MRI->reg_nodbg_operands(VReg)) in computeWeight()
99 unsigned VReg = TargetRegisterInfo::index2VirtReg(i); in runOnMachineFunction() local
100 if (MFI.isVRegStackified(VReg)) in runOnMachineFunction()
103 if (MRI->use_empty(VReg)) in runOnMachineFunction()
106 LiveInterval *LI = &Liveness->getInterval(VReg); in runOnMachineFunction()
108 LI->weight = computeWeight(MRI, MBFI, VReg); in runOnMachineFunction()
DWebAssemblyReplacePhysRegs.cpp84 unsigned VReg = WebAssembly::NoRegister; in runOnMachineFunction() local
88 if (VReg == WebAssembly::NoRegister) in runOnMachineFunction()
89 VReg = MRI.createVirtualRegister(RC); in runOnMachineFunction()
90 MO.setReg(VReg); in runOnMachineFunction()
/external/dexmaker/dexmaker-mockito-inline/src/main/jni/dexmakerjvmtiagent/
Dagent.cc387 VReg* v0 = c.Alloc<VReg>(0); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
388 VReg* v1 = c.Alloc<VReg>(1); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
389 VReg* v2 = c.Alloc<VReg>(2); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
390 VReg* thiz = c.Alloc<VReg>(thisReg); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
402 addInstr(c, fi, OP_MOVE_OBJECT_FROM16, {v0, c.Alloc<VReg>(thisReg + 1)}); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
410 addInstr(c, fi, OP_MOVE_OBJECT_16, {c.Alloc<VReg>(thisReg - numAdditionalRegs), thiz}); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
411 addInstr(c, fi, OP_MOVE_OBJECT_16, {c.Alloc<VReg>(thisReg - numAdditionalRegs + 1), in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
412 c.Alloc<VReg>(thisReg + 1)}); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
470 VReg* v0 = c.Alloc<VReg>(0); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
471 VReg* v1 = c.Alloc<VReg>(1); in Java_com_android_dx_mockito_inline_ClassTransformer_nativeRedefine()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/WebAssembly/
DWebAssemblyRegNumbering.cpp93 unsigned VReg = TargetRegisterInfo::index2VirtReg(VRegIdx); in runOnMachineFunction() local
95 if (MRI.use_empty(VReg)) in runOnMachineFunction()
98 if (MFI.isVRegStackified(VReg)) { in runOnMachineFunction()
99 LLVM_DEBUG(dbgs() << "VReg " << VReg << " -> WAReg " in runOnMachineFunction()
101 MFI.setWAReg(VReg, INT32_MIN | NumStackRegs++); in runOnMachineFunction()
104 if (MFI.getWAReg(VReg) == WebAssemblyFunctionInfo::UnusedReg) { in runOnMachineFunction()
105 LLVM_DEBUG(dbgs() << "VReg " << VReg << " -> WAReg " << CurReg << "\n"); in runOnMachineFunction()
106 MFI.setWAReg(VReg, CurReg++); in runOnMachineFunction()
DWebAssemblyMachineFunctionInfo.h84 void stackifyVReg(unsigned VReg) { in stackifyVReg() argument
85 assert(MF.getRegInfo().getUniqueVRegDef(VReg)); in stackifyVReg()
86 auto I = TargetRegisterInfo::virtReg2Index(VReg); in stackifyVReg()
91 bool isVRegStackified(unsigned VReg) const { in isVRegStackified() argument
92 auto I = TargetRegisterInfo::virtReg2Index(VReg); in isVRegStackified()
99 void setWAReg(unsigned VReg, unsigned WAReg) { in setWAReg() argument
101 auto I = TargetRegisterInfo::virtReg2Index(VReg); in setWAReg()
105 unsigned getWAReg(unsigned VReg) const { in getWAReg() argument
106 auto I = TargetRegisterInfo::virtReg2Index(VReg); in getWAReg()
DWebAssemblyRegColoring.cpp68 unsigned VReg) { in computeWeight() argument
70 for (MachineOperand &MO : MRI->reg_nodbg_operands(VReg)) in computeWeight()
102 unsigned VReg = TargetRegisterInfo::index2VirtReg(i); in runOnMachineFunction() local
103 if (MFI.isVRegStackified(VReg)) in runOnMachineFunction()
106 if (MRI->use_empty(VReg)) in runOnMachineFunction()
109 LiveInterval *LI = &Liveness->getInterval(VReg); in runOnMachineFunction()
111 LI->weight = computeWeight(MRI, MBFI, VReg); in runOnMachineFunction()
DWebAssemblyReplacePhysRegs.cpp88 unsigned VReg = WebAssembly::NoRegister; in runOnMachineFunction() local
92 if (VReg == WebAssembly::NoRegister) in runOnMachineFunction()
93 VReg = MRI.createVirtualRegister(RC); in runOnMachineFunction()
94 MO.setReg(VReg); in runOnMachineFunction()
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DMachineRegisterInfo.h218 bool shouldTrackSubRegLiveness(unsigned VReg) const { in shouldTrackSubRegLiveness() argument
219 assert(TargetRegisterInfo::isVirtualRegister(VReg) && "Must pass a VReg"); in shouldTrackSubRegLiveness()
220 return shouldTrackSubRegLiveness(*getRegClass(VReg)); in shouldTrackSubRegLiveness()
729 void setType(unsigned VReg, LLT Ty);
755 void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg) { in setRegAllocationHint() argument
756 assert(TargetRegisterInfo::isVirtualRegister(VReg)); in setRegAllocationHint()
757 RegAllocHints[VReg].first = Type; in setRegAllocationHint()
758 RegAllocHints[VReg].second.clear(); in setRegAllocationHint()
759 RegAllocHints[VReg].second.push_back(PrefReg); in setRegAllocationHint()
764 void addRegAllocationHint(unsigned VReg, unsigned PrefReg) { in addRegAllocationHint() argument
[all …]
/external/llvm/include/llvm/CodeGen/
DRegAllocPBQP.h155 void setNodeIdForVReg(unsigned VReg, GraphBase::NodeId NId) { in setNodeIdForVReg() argument
156 VRegToNodeId[VReg] = NId; in setNodeIdForVReg()
159 GraphBase::NodeId getNodeIdForVReg(unsigned VReg) const { in getNodeIdForVReg() argument
160 auto VRegItr = VRegToNodeId.find(VReg); in getNodeIdForVReg()
166 void eraseNodeIdForVReg(unsigned VReg) { in eraseNodeIdForVReg() argument
167 VRegToNodeId.erase(VReg); in eraseNodeIdForVReg()
196 VReg(0) in NodeMetadata()
206 OptUnsafeEdges(new unsigned[NumOpts]), VReg(Other.VReg), in NodeMetadata()
222 OptUnsafeEdges(std::move(Other.OptUnsafeEdges)), VReg(Other.VReg), in NodeMetadata()
238 VReg = Other.VReg;
[all …]
DMachineRegisterInfo.h194 bool shouldTrackSubRegLiveness(unsigned VReg) const { in shouldTrackSubRegLiveness() argument
195 assert(TargetRegisterInfo::isVirtualRegister(VReg) && "Must pass a VReg"); in shouldTrackSubRegLiveness()
196 return shouldTrackSubRegLiveness(*getRegClass(VReg)); in shouldTrackSubRegLiveness()
650 unsigned getSize(unsigned VReg) const;
655 void setSize(unsigned VReg, unsigned Size);
670 void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg) { in setRegAllocationHint() argument
671 assert(TargetRegisterInfo::isVirtualRegister(VReg)); in setRegAllocationHint()
672 RegAllocHints[VReg].first = Type; in setRegAllocationHint()
673 RegAllocHints[VReg].second = PrefReg; in setRegAllocationHint()
678 void setSimpleHint(unsigned VReg, unsigned PrefReg) { in setSimpleHint() argument
[all …]
DLiveIntervalUnion.h125 Query(LiveInterval *VReg, LiveIntervalUnion *LIU): in Query() argument
126 LiveUnion(LIU), VirtReg(VReg), CheckedFirstInterference(false), in Query()
141 void init(unsigned UTag, LiveInterval *VReg, LiveIntervalUnion *LIU) { in init() argument
142 assert(VReg && LIU && "Invalid arguments"); in init()
143 if (UserTag == UTag && VirtReg == VReg && in init()
150 VirtReg = VReg; in init()
168 bool isSeenInterference(LiveInterval *VReg) const;
/external/swiftshader/third_party/LLVM/lib/CodeGen/
DLiveIntervalUnion.h124 Query(LiveInterval *VReg, LiveIntervalUnion *LIU): in Query() argument
125 LiveUnion(LIU), VirtReg(VReg), CheckedFirstInterference(false), in Query()
140 void init(unsigned UTag, LiveInterval *VReg, LiveIntervalUnion *LIU) { in init() argument
141 assert(VReg && LIU && "Invalid arguments"); in init()
142 if (UserTag == UTag && VirtReg == VReg && in init()
149 VirtReg = VReg; in init()
167 bool isSeenInterference(LiveInterval *VReg) const;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DLiveRangeEdit.cpp36 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg)); in createEmptyIntervalFrom() local
38 VRM->setIsSplitFromReg(VReg, VRM->getOriginal(OldReg)); in createEmptyIntervalFrom()
40 LiveInterval &LI = LIS.createEmptyInterval(VReg); in createEmptyIntervalFrom()
56 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg)); in createFrom() local
58 VRM->setIsSplitFromReg(VReg, VRM->getOriginal(OldReg)); in createFrom()
67 LIS.getInterval(VReg).markNotSpillable(); in createFrom()
68 return VReg; in createFrom()
409 unsigned VReg = LI->reg; in eliminateDeadDefs() local
411 TheDelegate->LRE_WillShrinkVirtReg(VReg); in eliminateDeadDefs()
421 if (VReg == RegsBeingSpilled[i]) { in eliminateDeadDefs()
[all …]
DRegAllocPBQP.cpp170 void spillVReg(unsigned VReg, SmallVectorImpl<unsigned> &NewIntervals,
335 unsigned VReg = G.getNodeMetadata(NId).getVReg(); in apply() local
336 LiveInterval &LI = LIS.getInterval(VReg); in apply()
592 unsigned VReg = Worklist.back(); in initializeGraph() local
595 LiveInterval &VRegLI = LIS.getInterval(VReg); in initializeGraph()
605 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph()
642 spillVReg(VReg, NewVRegs, MF, LIS, VRM, VRegSpiller); in initializeGraph()
646 VRegAllowedMap[VReg] = std::move(VRegAllowed); in initializeGraph()
650 auto VReg = KV.first; in initializeGraph() local
653 if (LIS.getInterval(VReg).empty()) { in initializeGraph()
[all …]
/external/llvm/lib/CodeGen/
DLiveRangeEdit.cpp35 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg)); in createEmptyIntervalFrom() local
37 VRM->setIsSplitFromReg(VReg, VRM->getOriginal(OldReg)); in createEmptyIntervalFrom()
39 LiveInterval &LI = LIS.createEmptyInterval(VReg); in createEmptyIntervalFrom()
44 unsigned VReg = MRI.createVirtualRegister(MRI.getRegClass(OldReg)); in createFrom() local
46 VRM->setIsSplitFromReg(VReg, VRM->getOriginal(OldReg)); in createFrom()
48 return VReg; in createFrom()
383 unsigned VReg = LI->reg; in eliminateDeadDefs() local
385 TheDelegate->LRE_WillShrinkVirtReg(VReg); in eliminateDeadDefs()
395 if (VReg == RegsBeingSpilled[i]) { in eliminateDeadDefs()
410 unsigned Original = VRM ? VRM->getOriginal(VReg) : 0; in eliminateDeadDefs()
[all …]
DRegAllocPBQP.cpp139 void spillVReg(unsigned VReg, SmallVectorImpl<unsigned> &NewIntervals,
305 unsigned VReg = G.getNodeMetadata(NId).getVReg(); in apply() local
306 LiveInterval &LI = LIS.getInterval(VReg); in apply()
573 unsigned VReg = Worklist.back(); in initializeGraph() local
576 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph()
577 LiveInterval &VRegLI = LIS.getInterval(VReg); in initializeGraph()
614 spillVReg(VReg, NewVRegs, MF, LIS, VRM, VRegSpiller); in initializeGraph()
628 G.getNodeMetadata(NId).setVReg(VReg); in initializeGraph()
631 G.getMetadata().setNodeIdForVReg(VReg, NId); in initializeGraph()
635 void RegAllocPBQP::spillVReg(unsigned VReg, in spillVReg() argument
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DFunctionLoweringInfo.cpp522 unsigned &VReg = I.first->second; in getCatchPadExceptionPointerVReg() local
524 VReg = MRI.createVirtualRegister(RC); in getCatchPadExceptionPointerVReg()
525 assert(VReg && "null vreg in exception pointer table!"); in getCatchPadExceptionPointerVReg()
526 return VReg; in getCatchPadExceptionPointerVReg()
541 auto VReg = MF->getRegInfo().createVirtualRegister(RC); in getOrCreateSwiftErrorVReg() local
542 SwiftErrorVRegDefMap[Key] = VReg; in getOrCreateSwiftErrorVReg()
543 SwiftErrorVRegUpwardsUse[Key] = VReg; in getOrCreateSwiftErrorVReg()
544 return VReg; in getOrCreateSwiftErrorVReg()
549 const MachineBasicBlock *MBB, const Value *Val, unsigned VReg) { in setCurrentSwiftErrorVReg() argument
550 SwiftErrorVRegDefMap[std::make_pair(MBB, Val)] = VReg; in setCurrentSwiftErrorVReg()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/GlobalISel/
DInstructionSelect.cpp185 unsigned VReg = TargetRegisterInfo::index2VirtReg(I); in runOnMachineFunction() local
188 if (!MRI.def_empty(VReg)) in runOnMachineFunction()
189 MI = &*MRI.def_instr_begin(VReg); in runOnMachineFunction()
190 else if (!MRI.use_empty(VReg)) in runOnMachineFunction()
191 MI = &*MRI.use_instr_begin(VReg); in runOnMachineFunction()
195 const TargetRegisterClass *RC = MRI.getRegClassOrNull(VReg); in runOnMachineFunction()
202 const LLT Ty = MRI.getType(VReg); in runOnMachineFunction()
/external/llvm/lib/Target/AArch64/
DAArch64CallLowering.cpp33 const Value *Val, unsigned VReg) const { in lowerReturn()
37 assert(((Val && VReg) || (!Val && !VReg)) && "Return value without a vreg"); in lowerReturn()
38 if (VReg) { in lowerReturn()
46 MIRBuilder.buildInstr(TargetOpcode::COPY, ResReg, VReg); in lowerReturn()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCMachineFunctionInfo.cpp47 bool PPCFunctionInfo::isLiveInSExt(unsigned VReg) const { in isLiveInSExt()
49 if (LiveIn.first == VReg) in isLiveInSExt()
54 bool PPCFunctionInfo::isLiveInZExt(unsigned VReg) const { in isLiveInZExt()
56 if (LiveIn.first == VReg) in isLiveInZExt()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp251 unsigned VReg = getDstOfOnlyCopyToRegUse(Op.getNode(), Op.getResNo()); in getVR() local
254 if (!VReg) { in getVR()
256 VReg = MRI->createVirtualRegister(RC); in getVR()
259 TII->get(TargetOpcode::IMPLICIT_DEF), VReg); in getVR()
260 return VReg; in getVR()
282 unsigned VReg = getVR(Op, VRBaseMap); in AddRegisterOperand() local
283 assert(TargetRegisterInfo::isVirtualRegister(VReg) && "Not a vreg?"); in AddRegisterOperand()
299 if (DstRC && !MRI->constrainRegClass(VReg, DstRC, MinRCSize)) { in AddRegisterOperand()
302 TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg); in AddRegisterOperand()
303 VReg = NewVReg; in AddRegisterOperand()
[all …]
/external/llvm/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp289 unsigned VReg = getDstOfOnlyCopyToRegUse(Op.getNode(), Op.getResNo()); in getVR() local
292 if (!VReg) { in getVR()
295 VReg = MRI->createVirtualRegister(RC); in getVR()
298 TII->get(TargetOpcode::IMPLICIT_DEF), VReg); in getVR()
299 return VReg; in getVR()
322 unsigned VReg = getVR(Op, VRBaseMap); in AddRegisterOperand() local
336 assert((!DstRC || TargetRegisterInfo::isVirtualRegister(VReg)) && in AddRegisterOperand()
338 if (DstRC && !MRI->constrainRegClass(VReg, DstRC, MinRCSize)) { in AddRegisterOperand()
341 TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg); in AddRegisterOperand()
342 VReg = NewVReg; in AddRegisterOperand()
[all …]
/external/dexmaker/dexmaker-mockito-inline-extended/src/main/jni/staticjvmtiagent/
Dagent.cc438 VReg* v0 = c.Alloc<VReg>(0); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
439 VReg* v1 = c.Alloc<VReg>(1); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
440 VReg* v2 = c.Alloc<VReg>(2); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
441 VReg* v3 = c.Alloc<VReg>(3); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
442 VReg* v4 = c.Alloc<VReg>(4); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
470 addInstr(c, fi, OP_MOVE_FROM16, {v3, c.Alloc<VReg>(argReg)}); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
490 addInstr(c, fi, OP_MOVE_OBJECT_FROM16, {v3, c.Alloc<VReg>(argReg)}); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
556 addInstr(c, fi, OP_MOVE_16, {c.Alloc<VReg>(origReg), in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
557 c.Alloc<VReg>(argReg)}); in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
566 addInstr(c, fi, OP_MOVE_OBJECT_16, {c.Alloc<VReg>(origReg), in Java_com_android_dx_mockito_inline_StaticClassTransformer_nativeRedefine()
[all …]

1234567