Home
last modified time | relevance | path

Searched refs:cru (Results 1 – 25 of 139) sorted by relevance

123456

/external/u-boot/drivers/clk/rockchip/
Dclk_rk3288.c143 static int rkclk_set_pll(struct rk3288_cru *cru, enum rk_clk_id clk_id, in rkclk_set_pll() argument
147 struct rk3288_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
174 static int rkclk_configure_ddr(struct rk3288_cru *cru, struct rk3288_grf *grf, in rkclk_configure_ddr() argument
204 rk_clrsetreg(&cru->cru_mode_con, DPLL_MODE_MASK, in rkclk_configure_ddr()
207 rkclk_set_pll(cru, CLK_DDR, &dpll_cfg[cfg]); in rkclk_configure_ddr()
214 rk_clrsetreg(&cru->cru_mode_con, DPLL_MODE_MASK, in rkclk_configure_ddr()
297 static int rockchip_mac_set_clk(struct rk3288_cru *cru, uint freq) in rockchip_mac_set_clk() argument
305 if (readl(&cru->cru_clksel_con[21]) & RMII_EXTCLK_MASK) { in rockchip_mac_set_clk()
309 u32 con = readl(&cru->cru_clksel_con[21]); in rockchip_mac_set_clk()
324 rk_clrsetreg(&cru->cru_clksel_con[21], MAC_DIV_CON_MASK, in rockchip_mac_set_clk()
[all …]
Dclk_rk3188.c85 static int rkclk_set_pll(struct rk3188_cru *cru, enum rk_clk_id clk_id, in rkclk_set_pll() argument
89 struct rk3188_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
119 static int rkclk_configure_ddr(struct rk3188_cru *cru, struct rk3188_grf *grf, in rkclk_configure_ddr() argument
149 rk_clrsetreg(&cru->cru_mode_con, DPLL_MODE_MASK << DPLL_MODE_SHIFT, in rkclk_configure_ddr()
152 rkclk_set_pll(cru, CLK_DDR, &dpll_cfg[cfg], has_bwadj); in rkclk_configure_ddr()
159 rk_clrsetreg(&cru->cru_mode_con, DPLL_MODE_MASK << DPLL_MODE_SHIFT, in rkclk_configure_ddr()
165 static int rkclk_configure_cpu(struct rk3188_cru *cru, struct rk3188_grf *grf, in rkclk_configure_cpu() argument
198 rk_clrsetreg(&cru->cru_mode_con, APLL_MODE_MASK << APLL_MODE_SHIFT, in rkclk_configure_cpu()
201 rkclk_set_pll(cru, CLK_ARM, &apll_cfg[cfg], has_bwadj); in rkclk_configure_cpu()
208 rk_clrsetreg(&cru->cru_clksel_con[0], in rkclk_configure_cpu()
[all …]
Dclk_rk3128.c38 static int rkclk_set_pll(struct rk3128_cru *cru, enum rk_clk_id clk_id, in rkclk_set_pll() argument
42 struct rk3128_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
140 static void rkclk_init(struct rk3128_cru *cru) in rkclk_init() argument
147 rk_clrsetreg(&cru->cru_mode_con, in rkclk_init()
153 rkclk_set_pll(cru, CLK_ARM, &apll_init_cfg); in rkclk_init()
154 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
167 rk_clrsetreg(&cru->cru_clksel_con[0], in rkclk_init()
172 rk_clrsetreg(&cru->cru_clksel_con[1], in rkclk_init()
190 rk_clrsetreg(&cru->cru_clksel_con[0], in rkclk_init()
195 rk_clrsetreg(&cru->cru_clksel_con[1], in rkclk_init()
[all …]
Dclk_rk322x.c41 static int rkclk_set_pll(struct rk322x_cru *cru, enum rk_clk_id clk_id, in rkclk_set_pll() argument
45 struct rk322x_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
79 static void rkclk_init(struct rk322x_cru *cru) in rkclk_init() argument
86 rk_clrsetreg(&cru->cru_mode_con, in rkclk_init()
92 rkclk_set_pll(cru, CLK_ARM, &apll_init_cfg); in rkclk_init()
93 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
106 rk_clrsetreg(&cru->cru_clksel_con[0], in rkclk_init()
111 rk_clrsetreg(&cru->cru_clksel_con[1], in rkclk_init()
129 rk_clrsetreg(&cru->cru_clksel_con[0], in rkclk_init()
134 rk_clrsetreg(&cru->cru_clksel_con[1], in rkclk_init()
[all …]
Dclk_rk3368.c61 static uint32_t rkclk_pll_get_rate(struct rk3368_cru *cru, in rkclk_pll_get_rate() argument
66 struct rk3368_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
88 static int rkclk_set_pll(struct rk3368_cru *cru, enum rk3368_pll_id pll_id, in rkclk_set_pll() argument
91 struct rk3368_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
130 static void rkclk_init(struct rk3368_cru *cru) in rkclk_init() argument
134 rkclk_set_pll(cru, APLLB, &apll_b_init_cfg); in rkclk_init()
135 rkclk_set_pll(cru, APLLL, &apll_l_init_cfg); in rkclk_init()
141 rkclk_set_pll(cru, GPLL, &gpll_init_cfg); in rkclk_init()
142 rkclk_set_pll(cru, CPLL, &cpll_init_cfg); in rkclk_init()
145 apllb = rkclk_pll_get_rate(cru, APLLB); in rkclk_init()
[all …]
Dclk_rk3328.c206 static void rkclk_set_pll(struct rk3328_cru *cru, enum rk_clk_id clk_id, in rkclk_set_pll() argument
216 pll_con = cru->apll_con; in rkclk_set_pll()
220 pll_con = cru->dpll_con; in rkclk_set_pll()
224 pll_con = cru->cpll_con; in rkclk_set_pll()
228 pll_con = cru->gpll_con; in rkclk_set_pll()
232 pll_con = cru->npll_con; in rkclk_set_pll()
256 rk_clrsetreg(&cru->mode_con, mode_mask, PLL_MODE_SLOW << mode_shift); in rkclk_set_pll()
276 rk_clrsetreg(&cru->mode_con, mode_mask, PLL_MODE_NORM << mode_shift); in rkclk_set_pll()
279 static void rkclk_init(struct rk3328_cru *cru) in rkclk_init() argument
286 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
[all …]
Dclk_rv1108.c60 static uint32_t rkclk_pll_get_rate(struct rv1108_cru *cru, in rkclk_pll_get_rate() argument
66 struct rv1108_pll *pll = &cru->pll[pll_id]; in rkclk_pll_get_rate()
86 static int rv1108_mac_set_clk(struct rv1108_cru *cru, ulong rate) in rv1108_mac_set_clk() argument
88 uint32_t con = readl(&cru->clksel_con[24]); in rv1108_mac_set_clk()
93 pll_rate = rkclk_pll_get_rate(cru, CLK_GENERAL); in rv1108_mac_set_clk()
95 pll_rate = rkclk_pll_get_rate(cru, CLK_ARM); in rv1108_mac_set_clk()
103 rk_clrsetreg(&cru->clksel_con[24], MAC_CLK_DIV_MASK, in rv1108_mac_set_clk()
111 static int rv1108_sfc_set_clk(struct rv1108_cru *cru, uint rate) in rv1108_sfc_set_clk() argument
113 u32 con = readl(&cru->clksel_con[27]); in rv1108_sfc_set_clk()
118 pll_rate = rkclk_pll_get_rate(cru, CLK_GENERAL); in rv1108_sfc_set_clk()
[all …]
Dclk_rk3399.c398 void rk3399_configure_cpu(struct rk3399_cru *cru, in rk3399_configure_cpu() argument
405 rkclk_set_pll(&cru->apll_l_con[0], apll_l_cfgs[apll_l_freq]); in rk3399_configure_cpu()
419 rk_clrsetreg(&cru->clksel_con[0], in rk3399_configure_cpu()
426 rk_clrsetreg(&cru->clksel_con[1], in rk3399_configure_cpu()
455 static ulong rk3399_i2c_get_clk(struct rk3399_cru *cru, ulong clk_id) in rk3399_i2c_get_clk() argument
461 con = readl(&cru->clksel_con[61]); in rk3399_i2c_get_clk()
465 con = readl(&cru->clksel_con[62]); in rk3399_i2c_get_clk()
469 con = readl(&cru->clksel_con[63]); in rk3399_i2c_get_clk()
473 con = readl(&cru->clksel_con[61]); in rk3399_i2c_get_clk()
477 con = readl(&cru->clksel_con[62]); in rk3399_i2c_get_clk()
[all …]
Dclk_rk3036.c44 static int rkclk_set_pll(struct rk3036_cru *cru, enum rk_clk_id clk_id, in rkclk_set_pll() argument
48 struct rk3036_pll *pll = &cru->pll[pll_id]; in rkclk_set_pll()
78 static void rkclk_init(struct rk3036_cru *cru) in rkclk_init() argument
85 rk_clrsetreg(&cru->cru_mode_con, in rkclk_init()
91 rkclk_set_pll(cru, CLK_ARM, &apll_init_cfg); in rkclk_init()
92 rkclk_set_pll(cru, CLK_GENERAL, &gpll_init_cfg); in rkclk_init()
105 rk_clrsetreg(&cru->cru_clksel_con[0], in rkclk_init()
110 rk_clrsetreg(&cru->cru_clksel_con[1], in rkclk_init()
128 rk_clrsetreg(&cru->cru_clksel_con[0], in rkclk_init()
133 rk_clrsetreg(&cru->cru_clksel_con[1], in rkclk_init()
[all …]
/external/u-boot/arch/arm/dts/
Drk3288.dtsi7 #include <dt-bindings/clock/rk3288-cru.h>
79 clocks = <&cru ARMCLK>;
80 resets = <&cru SRST_CORE0>;
86 resets = <&cru SRST_CORE1>;
92 resets = <&cru SRST_CORE2>;
98 resets = <&cru SRST_CORE3>;
115 clocks = <&cru ACLK_DMAC2>;
126 clocks = <&cru ACLK_DMAC1>;
138 clocks = <&cru ACLK_DMAC1>;
169 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
[all …]
Drk3399.dtsi6 #include <dt-bindings/clock/rk3399-cru.h>
77 clocks = <&cru ARMCLKL>;
85 clocks = <&cru ARMCLKL>;
93 clocks = <&cru ARMCLKL>;
101 clocks = <&cru ARMCLKL>;
110 clocks = <&cru ARMCLKB>;
118 clocks = <&cru ARMCLKB>;
165 clocks = <&cru ACLK_DMAC0_PERILP>;
175 clocks = <&cru ACLK_DMAC1_PERILP>;
190 clocks = <&cru ACLK_PCIE>, <&cru ACLK_PERF_PCIE>,
[all …]
Drk3xxx.dtsi45 clocks = <&cru ACLK_DMA1>;
56 clocks = <&cru ACLK_DMA1>;
68 clocks = <&cru ACLK_DMA2>;
96 clocks = <&cru CORE_PERI>;
103 clocks = <&cru CORE_PERI>;
121 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
132 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
146 clocks = <&cru HCLK_OTG0>;
162 clocks = <&cru HCLK_OTG1>;
179 clocks = <&cru HCLK_EMAC>, <&cru SCLK_MAC>;
[all …]
Drk3328.dtsi6 #include <dt-bindings/clock/rk3328-cru.h>
41 // clocks = <&cru ARMCLK>;
134 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
146 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
158 clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>;
178 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF_8CH>;
205 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
220 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
235 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
258 clocks = <&cru SCLK_I2C0>, <&cru PCLK_I2C0>;
[all …]
Drk322x.dtsi10 #include <dt-bindings/clock/rk3228-cru.h>
35 resets = <&cru SRST_CORE0>;
42 clocks = <&cru ARMCLK>;
49 resets = <&cru SRST_CORE1>;
56 resets = <&cru SRST_CORE2>;
63 resets = <&cru SRST_CORE3>;
79 clocks = <&cru ACLK_DMAC>;
133 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
148 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
161 clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>;
[all …]
Drk3036.dtsi7 #include <dt-bindings/clock/rk3036-cru.h>
54 clocks = <&cru ARMCLK>;
55 resets = <&cru SRST_CORE0>;
61 resets = <&cru SRST_CORE1>;
78 clocks = <&cru ACLK_DMAC2>;
100 cru: clock-controller@20000000 { label
101 compatible = "rockchip,rk3036-cru";
106 assigned-clocks = <&cru PLL_GPLL>;
117 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
130 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
[all …]
Drv1108.dtsi9 #include <dt-bindings/clock/rv1108-cru.h>
68 clocks = <&cru ACLK_DMAC>;
88 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
102 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
116 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
134 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
144 cru: clock-controller@20200000 { label
145 compatible = "rockchip,rv1108-cru";
155 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
156 <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>;
[all …]
Drk3368.dtsi43 #include <dt-bindings/clock/rk3368-cru.h>
233 rockchip,cru = <&cru>;
250 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
251 <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
262 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
263 <&cru SCLK_SDIO0_DRV>, <&cru SCLK_SDIO0_SAMPLE>;
274 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
275 <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>;
287 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
295 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
[all …]
Drk3128.dtsi10 #include <dt-bindings/clock/rk3128-cru.h>
65 clocks = <&cru ARMCLK>;
175 clocks = <&cru ACLK_DMAC2>;
234 clocks = <&cru SCLK_NANDC>,
235 <&cru HCLK_NANDC>,
236 <&cru SRST_NANDC>;
246 cru: clock-controller@20000000 { label
248 compatible = "rockchip,rk3128-cru";
253 assigned-clocks = <&cru PLL_GPLL>;
264 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
[all …]
Drk3188.dtsi9 #include <dt-bindings/clock/rk3188-cru.h>
37 clocks = <&cru ARMCLK>;
83 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
94 clocks = <&cru HCLK_SPDIF>, <&cru SCLK_SPDIF>;
103 cru: clock-controller@20000000 { label
104 compatible = "rockchip,rk3188-cru";
117 clocks = <&cru PCLK_EFUSE>;
141 clocks = <&cru SCLK_OTGPHY0>;
149 clocks = <&cru SCLK_OTGPHY1>;
168 clocks = <&cru PCLK_GPIO0>;
[all …]
/external/u-boot/doc/device-tree-bindings/clock/
Drockchip,rk3188-cru.txt9 - compatible: should be "rockchip,rk3188-cru", "rockchip,rk3188a-cru" or
10 "rockchip,rk3066a-cru"
23 preprocessor macros in the dt-bindings/clock/rk3188-cru.h and
24 dt-bindings/clock/rk3066-cru.h headers and can be used in device tree sources.
42 cru: cru@20000000 {
43 compatible = "rockchip,rk3188-cru";
60 clocks = <&cru SCLK_UART0>;
Drockchip,rk3288-cru.txt9 - compatible: should be "rockchip,rk3288-cru"
22 preprocessor macros in the dt-bindings/clock/rk3288-cru.h headers and can be
42 cru: cru@20000000 {
43 compatible = "rockchip,rk3188-cru";
60 clocks = <&cru SCLK_UART0>;
Drockchip,rk3288-dmc.txt4 - rockchip,cru: this driver should access cru regs, so need get cru here
115 rockchip,cru = <&cru>;
124 clocks = <&cru PCLK_DDRUPCTL0>, <&cru PCLK_PUBL0>,
125 <&cru PCLK_DDRUPCTL1>, <&cru PCLK_PUBL1>,
126 <&cru ARMCLK>;
Drockchip,rk3399-dmc.txt4 - rockchip,cru: this driver should access cru regs, so need get cru here
23 clocks = <&cru SCLK_DDRCLK>;
/external/u-boot/arch/arm/mach-rockchip/
Drk3368-board-tpl.c47 struct rk3368_cru * const cru = in sgrf_init() local
72 rk_setreg(&cru->softrst_con[1], DMA1_SRST_REQ); in sgrf_init()
73 rk_setreg(&cru->softrst_con[4], DMA2_SRST_REQ); in sgrf_init()
78 rk_clrreg(&cru->softrst_con[1], DMA1_SRST_REQ); in sgrf_init()
79 rk_clrreg(&cru->softrst_con[4], DMA2_SRST_REQ); in sgrf_init()
/external/u-boot/drivers/ram/rockchip/
Dsdram_rk3188.c37 struct rk3188_cru *cru; member
95 static void ddr_reset(struct rk3188_cru *cru, u32 ch, u32 ctl, u32 phy) in ddr_reset() argument
103 rk_clrsetreg(&cru->cru_softrst_con[5], in ddr_reset()
112 static void ddr_phy_ctl_reset(struct rk3188_cru *cru, u32 ch, u32 n) in ddr_phy_ctl_reset() argument
116 rk_clrsetreg(&cru->cru_softrst_con[5], in ddr_phy_ctl_reset()
120 static void phy_pctrl_reset(struct rk3188_cru *cru, in phy_pctrl_reset() argument
126 ddr_reset(cru, channel, 1, 1); in phy_pctrl_reset()
138 ddr_reset(cru, channel, 1, 0); in phy_pctrl_reset()
140 ddr_reset(cru, channel, 0, 0); in phy_pctrl_reset()
605 ddr_phy_ctl_reset(dram->cru, channel, 1); in sdram_rank_bw_detect()
[all …]

123456